The Georgia Tech Research Institute (GTRI) is the nonprofit, applied research division of the Georgia Institute of Technology (Georgia Tech). Founded in 1934 as the Engineering Experiment Station, GTRI has grown to more than 2,900 employees, supporting eight laboratories in over 20 locations around the country and performing more than $940 million of problem-solving research annually for government and industry. GTRI's renowned researchers combine science, engineering, economics, policy, and technical expertise to solve complex problems for the U.S. federal government, state, and industry.
Georgia Tech's mission is to develop leaders who advance technology and improve the human condition. The Institute has nine key values that are foundational to everything we do:
1. Students are our top priority.
2. We strive for excellence.
3. We thrive on diversity.
4. We celebrate collaboration.
5. We champion innovation.
6. We safeguard freedom of inquiry and expression.
7. We nurture the wellbeing of our community.
8. We act ethically.
9. We are responsible stewards.
Over the next decade, Georgia Tech will become an example of inclusive innovation, a leading technological research university of unmatched scale, relentlessly committed to serving the public good; breaking new ground in addressing the biggest local, national, and global challenges and opportunities of our time; making technology broadly accessible; and developing exceptional, principled leaders from all backgrounds ready to produce novel ideas and create solutions with real human impact.
The Information and Communications Laboratory (ICL) Communications Systems and Spectrum Division (CSSD) Advanced Communication System Branch (ACSB) is looking for a mid-level FPGA Engineer to support the research and development of innovative solutions for communications and spectrum sensing systems and is looking for a dynamic and challenging work environment. The Division's projects focus on advanced signal processing, adaptive communications technologies, advanced algorithms, and artificial intelligence and machine learning applied to communications, spectrum sensing, electronic warfare, and next generation cellular network technologies. The Division supports work across many branches of the Federal Government. Key research areas include future generations of adaptive communication systems, intelligent spectrum sensing systems, adaptive and learning algorithms, advanced waveforms for communications and sensing, and physics-based propagation modeling. The Division focuses on early-stage research from applied research to laboratory and field demonstrations to deployed prototype systems. The ideal candidate will be an inquisitive and resourceful researcher with FPGA development and an interest in signal processing, mathematics, and technical algorithms that can be applied to communication systems and spectrum sensing.
The Field Programmable Gate Array (FPGA) Engineer supports the design, development, and implementation of complex firmware components in programmable hardware using the latest high-speed/high-density FPGAs and System-on-Chips (SoC) technologies. The FPGA Engineer is responsible for developing novel firmware algorithms into solutions that encompass high-speed digital logic design, real-time digital signal processing, custom interface development, system security, and other sponsor application areas. The FPGA Engineer is typically proficient in Hardware Description Languages (e.g. VHDL, Verilog) and/or High-Level Synthesis toolchains. The FPGA Engineer’s responsibilities typically include requirements capture, trade-space analysis, design, simulation, deployment, verification, and documentation of programmable logic solutions.
10% - 25% travel
Levels 3+4
This position vacancy is an open-rank announcement. The final job offer will be dependent on candidate qualifications in alignment with Research Faculty Extension Professional ranks as outlined in section 3.2.1 of the Georgia Tech Faculty Handbook
Due to our research contracts with the U.S. federal government, candidates for this position must be U.S. Citizens.
Candidates must be able to obtain and maintain an active security clearance.
Comprehensive information on currently offered GTRI benefits, including Health & Welfare, Retirement Plans, Tuition Reimbursement, Time Off, and Professional Development, can be found through this link: https://benefits.hr.gatech.edu/.
The Georgia Institute of Technology (Georgia Tech) is an Equal Employment Opportunity Employer. The University is committed to maintaining a fair and respectful environment for all. To that end, and in accordance with federal and state law, Board of Regents policy, and University policy, Georgia Tech provides equal opportunity to all faculty, staff, students, and all other members of the Georgia Tech community, including applicants for admission and/or employment, contractors, volunteers, and participants in institutional programs, activities, or services. Georgia Tech complies with all applicable laws and regulations governing equal opportunity in the workplace and in educational activities.
Georgia Tech prohibits discrimination, including discriminatory harassment, on the basis of race, ethnicity, ancestry, color, religion, sex (including pregnancy), sexual orientation, gender identity, gender expression, national origin, age, disability, genetics, or veteran status in its programs, activities, employment, and admissions. This prohibition applies to faculty, staff, students, and all other members of the Georgia Tech community, including affiliates, invitees, and guests. Further, Georgia Tech prohibits citizenship status, immigration status, and national origin discrimination in hiring, firing, and recruitment, except where such restrictions are required in order to comply with law, regulation, executive order, or Attorney General directive, or where they are required by Federal, State, or local government contract.
USG Core Values Statement
The University System of Georgia is comprised of our 26 institutions of higher education and learning as well as the System Office. Our USG Statement of Core Values are Integrity, Excellence, Accountability, and Respect. These values serve as the foundation for all that we do as an organization, and each USG community member is responsible for demonstrating and upholding these standards. More details on the USG Statement of Core Values and Code of Conduct are available in USG Board Policy 8.2.18.1.2 and can be found on-line at https://www.usg.edu/policymanual/section8/C224/#p8.2.18_personnel_conduct.
Additionally, USG supports Freedom of Expression as stated in Board Policy 6.5 Freedom of Expression and Academic Freedom found on-line at https://www.usg.edu/policymanual/section6/C2653.
Thank you
Thank you
Organizational Student Assistant Spring 2025 - ASL | 500130 | Other | The Applied Systems Laboratory (ASL) seeking an intern/student assistant in the Systems Integration (SID) for the Spring 2025 semester. | Students: Undergraduate Student Asst. (SA) | ||||||
Nanofabrication Engineer - Open Rank (Entry-Junior Level)-EOSL-Onsite | 500049 | IR, Instrumentation, RF, Sensors/Optics | The Photonics & Microelectronics Division (PMD) in the Electro-Optical Systems Laboratory (EOSL) of GTRI is searching for an early-career Nanofabrication Engineer willing and able to work on multiple projects within the Division, as the need arise... | Researchers | ||||||
Branch Head - ATAS - Open Rank | 500124 | Algorithm Development, Autonomous Systems, Avionics, Robotics/Automated Systems | Lead multiple sponsored research projects. Manage Branch (7-15 FTE) administrative activities including hiring, appraisals and sponsored project success. | Researchers |
This website uses cookies.
We use cookies to personalise content such as job recommendations, and to analyse our traffic. You consent to our cookies if you click "I Accept". If you click on "I Do Not Accept", then we will not use cookies but you may have a deteriorated user experience. You can change your settings by clicking on the Settings link on the top right of the device